For the clesigii of the. digital VLSI circuits there are now available several high level synthesis tools that iI.ccej>t i1, inore or less high level tlescripthi of the circuit operation and/or structure and are able to siinulat,s tuid sy~itlicsize the c:irt:uit.
Sunamary
In this paper we will describe R modality to speed up the design of the VLSI digital (mainly DSP) circuits ancl to reduce the design errors by increasing the interaction between the ad-hoc software program tieveloped t,o validate the algorithm and the VHDL description and simulation. A real case of a digital power ariafyzer will be used for exemplification.
For the clesigii of the. digital VLSI circuits there are now available several high level synthesis tools that iI.ccej>t i1, inore or less high level tlescripthi of the circuit operation and/or structure and are able to siinulat,s tuid sy~itlicsize the c:irt:uit.
Tlie main drawback of .the high level description simulators is that they are still very slow. As a large part of the totlay digital VESI circuits are DSPs that implement an iterative algorithm, the design flow usually includes a first phase when a dedicated ad-hoc software program is developed to verify the ;\.lgoritliiti corectness before even too think a t the hardware i~p l e~e n t a t~o n issuy. After this phase, begins t.lie clesigii of the circuit, itself micl, in this phase, very few results of the previous s~~u~a t~o~s are used.
Wc will present, in this paper a " d i t t y to increase the, interaction between the algorithm validation ad-hoc software program clevelopmcnt and the high level hardware description that follows. This way, the dcwigiier can introduce rrmy hardware constraints directly in the d -h o c program. Then, using this progrmii, the designer inay perform extensive fast-running tests s i m u l a h g the algorithm much closer to the fut,r.ire hardware impleinent~zthi tlia~i to the tlieoretical idealization. Moreover, the sdtwaxe program inay be organized to have tlefiIierl B function for each main block of the circuit, a practical way to later verify the simulation results of each iInplemerlted block with the results output by the corresponding function in the software prograni.
The problem
Oftmi, the digital circuit, tlesigncir is confronte.tl with the following problem: having to design a circuit t,lia.t, inipleinents il inore or less kiiown imldlor validatecl dgorithm. In such cases, the design task is iisiially divitled in two distinct s l h t d i s :
1. Siiiiulataiori ailcl valitlataioii of the sllgorithiti. The designer develops an ad-hoc program in a given liigli level programining Iniigimge (like C, Pascal, etc.) and uses it for' validating the algorithm. 2. Siiriiila.t,ion u i t l vaIitlat.ion of tJic liardwane description that will implement the algorithm. The tlrsigrirr IISH a. high 1 riptioii language (as VHDL) to describe, usually using high level finict,ioiis, the blocks i k i l t l tJie tliita. flow needed to implement the algorithm. At this moment there 1iii.d t,o be specified 1iartlw;zre related para.met,ers as: bus dimensions, operands truncations, etc., s tliat, were tisirally ignored in tlie previous algorithm validation phase.
FKJTI~ the above typical design flow we can see that, when passing to the hardware description that will generate the circuit &er synthesis, the designer is once more confronted with algorithm issues like:
a Iiow cloes the algovithn react, to operancis truncation? Will it be still convergent operating on integers and notp OIL tloiil)le pr ion floating point numbers?
e llol?: large the busscs shonltl l)6??
e lioiv h 1 will lie affect,etl t , l i (~ final results precision if slirinlcing that bus by one bit? 0 ~i w u t81ie results error s;I)"cific:;t.tioiis, mlr;it, does tliat, mean in t e r m of number of iterations of the i\Igorit,llln or rc:gist,c>rs sizci'! T&iiig into accoiiiit t,li;~t, tiitt 1)eliavioral or logical simulations of the circuit done to validate the circuit st,ruct,ure in t$he secorid phase are very slow compared with the dedicated algorithm simulation progra.iii of the first, pliase, it, resid lesrly that simulations in t,he second phase of this typical approach is very t.inie consuiniiig anrl, I)y tli iit,cci riuniber of tests that. can be performed in a given design time, it is error prone. r approach, that takes into account the most part of the ~liudwXe h \ i t a t h i s f i . 0 1~~ the first, design phase. Tliis way, the design t h e is considerably reduced. Tlie designer will Iiaw it gctotl fi?c~!liiig of tlie 11;~rdware requirements starting with the exliest phases of the projwt. The resiilt,s of t h ii~cl-lioc soft,w;i.:e program simulations and program blocks (functions) will c:onst,it,iit,c: also a gootl rvf(!r(:iiw for tlie Iiartlwarc~ description phase, making circuit development and test straiglit,ii)rward.
Using a practical exanple, me will tlescrilie a b 3 Circuit structure Chir txget, is t,o design a tligit,;rI circiiit, t,lmt, imforms power harmonic a.rialysis based on the Fourier series decorriI)osit,iori.
Tlie circiiit block sc:lieniat.ic: is preseiitetl in figuIr: 1. For the sake of simplicity we decided that a ~nicro],l.o~rii.lnrnetl 1n;xcliine s ; t r . i i c t i w is the most, siiitetl. This way we keep tlie Control block simple and siiiall. .4 l):wt, of the l?OM is i w t l for stsoring the: microcode ancl is in t,ight interaction with the Con.trol If the 1iardwar.e 11st5s 1>;1~idld processing and the interactions between the parallel processes are such that, r:aunot be clone seqmiitti;d1y for sirnulatiori purpose, the software simulation may not be possible at &ll.
Also due to t,lie parixi!c?lisiii, the most I/O int,erface protocols may not be simulable using a software eiiiulat,ioii.
Oltjcct, orieiit,ed 1a.iigimges (iLS C++) are more suited to express hardware related constraints and Ila.rtlwi\l(: I>locks fimctiori~i,lity.
